


# C5315-02 RISC-V Emulation



## Processor State

Registers (32)

PC program counter

Memory

# Implementation


## Incremental approach

① Identify instruction: ADDI

② Identify instruction format  
i-type

③ Break down the  $iw$

$\text{addi } \underline{to}, \underline{to}, 1 \quad 0x00128293$



④ Implement or add to a  
type function

⑤ Get all fields for the type

⑥ Construct immediate value  
as needed

⑦ Updating state

- update rd
- update Memory
- update PC ( $PC = PC + 4$ )

⑧ ret

---

Dealing with bits

`uint32_t get_bits (uint64_t num,  
uint32_t start,  
uint32_t count)`

`rsi = (iw >> 15) & 0b11111;`

`rsi = get_bits (iw, 15, 5);`

`x = num >> 15;`

`mask = (0b1 << 5) - 1;`

`x = x & mask;`

0b1  
0b1 << 5  
00001  
100000

$$\begin{array}{r} \text{Dec } 1000 \\ - \quad 1 \\ \hline 0999 \end{array}$$

$$\begin{array}{r} 100000 \quad (32) \\ + \quad 1 \\ \hline 011111 \quad (31) \end{array}$$

`uint32_t get_bit(uint64_t num,  
uint32_t which);`

---

**ADDI**

`uint64_t immu = get_bits(iw, 20, 12)`

`regs[rd] = regs[rs1] + immu`

addi to, to, -3

0x FFD28293


imm

1111 1111 1101 0010 1000 0010 1001 0011

0000 0000 0010  
+                    1  
-----  
0000 0000 0011 (3)




int64\_t sign\_extend (vint64 num,  
                          vint32\_t start)

immu



# B-type Branches

beq, to, tl, done



$imm9_0 = \text{get\_bits}(iw, 22, 10);$

$imm19_0 = \text{get\_bits}(iw, 12, 10);$

$imm = (imm19 \ll 10) | imm9_0;$